




# F9J BLOCK DIAGRAM



<< Kennedy\_Zhang >>

EC GPIO SETTING

Pin	Pin Name	Signal Name	Type
32	PWM0/GPA0	N/A	
33	PWM1/GPA1	FAN_PWM	
36	PWM2/GPA2	N/A	
37	PWM3/GPA3	N/A	
38	PWM4/GPA4	CHG_LED_UP#	O
39	PWM5/GPA5	PWR_LED_UP#	O
40	PWM6/GPA6	BATSEL_3S#	O
43	PWM7/GPA7	LCD_BACKOFF#	O
153	RXD/GPB0	NUM_LED	O
154	TXD/GPB1	CAP_LED	O
162	GPB2	N/A	O
163	SMCLK0/GPB3	SMB0_CLK	I/O
164	SMDAT0/GPB4	SMB0_DAT	I/O
5	GA20/GPB5	A20GATE	O
6	KBRST#/GPB6	RCIN#	O
165	GPB7	N/A	I
47	CLKOUT/GPC0	N/A	I
169	SMCLK1/GPC1	SMB1_CLK	I/O
170	SMDAT1/GPC2	SMB1_DAT	I/O
171	GPC3	N/A	
172	TMRI0/WUI2/GPC4	ACIN_OC#	I
175	GPC5	OP_SD#	O
176	TMRI1/WUI3/GPC6	BAT_IN_OC#	I
1	CK32KOUT/GPC7	EC_IDE_RST#	O
26	RI1#/WUI0/GPD0	SUSB#	I
29	RI2#/WUI1/GPD1	SUSC#	I
30	LPCRST#/WUI4/GPD2	PCI_RST#	I
31	ECSC2#/GPD3	EXT_SC#	O
41	GPD4	N/A	
42	GINT/GPD5	N/A	
62	TACH0/GPD6	FAN0_TACH	I
63	TACH1/GPD7	N/A	
87	ADC4/GPE0	WLAN_SW#	I
88	ADC5/GPE1	BT_SW#	I
89	ADC6/GPE2	N/A	
90	ADC7/GPE3	N/A	
2	PWR5W/GPE4	PWR_SW#	I
44	WUI5/GPE5	N/A	
24	LPCPD#/WUI6/GPE6	LID_EC#	I
25	CLKRUN#/WUI7/GPE7	N/A	
110	PS2CLK0/GPF0	/	
111	PS2DAT0/GPF1	/	
114	PS2CLK1/GPF2	/	
115	PS2DAT1/GPF3	/	
116	PS2CLK2/GPF4	TP_CLK	I/O
117	PS2DAT2/GPF5	TP_DAT	I/O
118	PS2CLK3/GPF6	/	
119	PS2DAT3/GPF7	/	
113	FA16/GPG0	FA16	
112	FA17/GPG1	FA17	
104	FA18/GPG2	FA18	
103	FA19/GPG3	/	
3	FA20/GPG4	THRM_CPU#	I
4	FA21/GPG5	N/A	
27	LPC80HL/GPG6	PMTHERM#	O
28	LPC80LL/GPG7	AC_APPR_UC#	I

Pin	Pin Name	Signal Name	Type
48	GPH0	V5SUS_ON	O
54	GPH1	V5SUS_GD#	O
55	GPH2	CPUPWR_GD#	O
69	GPH3	PM_PWRBTN#	O
70	GPH4	SUSC_ON	O
75	GPH5	SUSB_ON	O
76	GPH6	CPU_VRON	O
105	GPH7	PM_RSMRST#	O
148	GP10	ICH7_PWROK	O
149	GP11	WATCH_DOG#	O
152	GP12	N/A	
155	GP13	CHG_EN#	O
156	GP14	PRECHG	O
168	GP15	BAT_LL#	O
174	GP16	BAT_LEARN	O
81	ADC0	BAT_AD	I
82	ADC1	ADP_ERR#	I
83	ADC2	AC_AD	I
84	ADC3	N/A	
93	ADC8	KID0	O
94	ADC9	KID1	O
99	DAC0	N/A	
100	DAC1	N/A	
101	DAC2	INVTERR_DA	O
102	DAC3	BATSEL_2P#	O

ICH7M\_PCI EXPRESS

PCI-E Device	PAIR
RTL8101E	1
GOLAN	2
NEWCARD	3

SM\_BUS ADDRESS :

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x ( D2 )
SO-DIMM 0	1010000x ( A0 )
SO-DIMM 1	1010001x ( A4 )
Thermal Sensor( MAX6657)--CPU	1001100x ( 98 )
Thermal Sensor( G781-1)--VGA	1001101x ( 9A )

PCI Device	IDSEL#	REQ/GNT#	Interrupts

ICH7M\_GPIO

Pin	Use As	Signal Name	Power	
GPIO 00	i	GPI	PM_BMBUSY#	+3VS
GPIO 01	i	GPI	PCI_REQ#5	+3VS
GPIO [5:2]	i	GPI	PCI_INT[5:H]#	+3VS
GPIO 06	i	GPO	BT_LED_EN	+3VS
GPIO 07	i	GPI	RF_ON_SW#	+3VS
GPIO 08	i	GPI	EXTSMI#	+3VSUS
GPIO 09	i	GPI	N/A	+3VSUS
GPIO 10	i	GPI	N/A	+3VSUS
GPIO 11	i	Native	SMB_ALERT#	+3VSUS
GPIO 12	i	GPI	KBC_SCI#	+3VSUS
GPIO 13	i	GPI	N/A	+3VSUS
GPIO 14	i	GPI	N/A	+3VSUS
GPIO 15	i	GPO	802_LED_EN	+3VSUS
GPIO 16	O 0	GPO	PM_DPRSLPVR	+3VS
GPIO 17	O 1	GPO	PCI_GNT#5	+3VS
GPIO 18	O 1	GPO	STP_PCI#	+3VS
GPIO 19	i 1	GPI	N/A	+3VS
GPIO 20	O 1	GPO	STP_CPU#	+3VS
GPIO 21	i 1	GPO	N/A	+3VS
GPIO 22	i 1	Native	PCI_REQ#4	+3VS
GPIO 23	i 1	Native	N/A	+3VS
GPIO 24	O 0	GPO	MSK_PCIRST	+3VSUS
GPIO 25	O 1	GPO	N/A	+3VSUS
GPIO 26	O 0	GPO	BT_ON#	+3VSUS
GPIO 27	O 0	GPO	WLAN_ON#	+3VSUS
GPIO 28	O 0	GPO	N/A	+3VSUS
GPIO 29	i 0	Native	USB_OC#5	+3VSUS
GPIO 30	i 0	Native	USB_OC#6	+3VSUS
GPIO 31	i 0	Native	USB_OC#7	+3VSUS
GPIO 32	O 1	GPO	PM_CLKRUN#	+3VS
GPIO 33	O 1	GPO	N/A	+3VS
GPIO 34	O 0	GPO	N/A	+3VS
GPIO 35	O 0	GPO	N/A	+3VS
GPIO 36	i 0	GPO	N/A	+3VS
GPIO 37	i 0	GPI	PCB_ID0	+3VS
GPIO 38	i 0	GPI	PCB_ID1	+3VS
GPIO 39	i 0	GPI	PCB_ID2	+3VS
GPIO [40:47]		NA	NA	NA
GPIO 48	Native	PCI_GNT#4	+3VS	
GPIO 49	Native	H_PWRGD	+VCORE	

<Variant Name>


		<b>Title :</b> Schematic data
ASUSTeK COMPUTER INC.		Engineer:
Size: Custom	Project Name: F9J	Rev: 2.0
Date: 11/11/11	Sheet: 3	of 33

<< Kennedy\_Zhang >>






**PWM FAN Control**




CPU FAN will be forced on:  
 1) Thermal Sensor Over-temperature  
 2) WATCHDOG asserted by EC



Enable: Turn OFF system  
 OPEN Collect

**Thermal Sensor**




Enable: Turn OFF system  
 Slave address: 98h

Max: 1mA

R1.1--Item10

Close to Pin A24  
 & A25 of CPU




Enable: Turn OFF system

ASUS		Title :FAN_CTRL&Thermal	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name		Rev
Custom	F9J		2.0
Date: 11/11/11 09:20:07	Sheet	6	of 63

<< Kennedy\_Zhang >>



FSLC FSLB FSLA				
BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H



- PLACE termination close to source IC**
- CLK\_CPU\_BCLK R703 49.9 1%
  - CLK\_CPU\_BCLK# R704 49.9 1%
  - CLK\_MCH\_BCLK R706 49.9 1%
  - CLK\_MCH\_BCLK# R708 49.9 1%
  - CLK\_MCH\_3GPLL R709 49.9 1%
  - CLK\_MCH\_3GPLL# R710 49.9 1%
  - CLK\_PCIE\_NEWCARD# R713 49.9 1%
  - CLK\_PCIE\_NEWCARD# R715 49.9 1%
  - CLK\_PCIE\_LAN R717 49.9 1%
  - CLK\_PCIE\_LAN# R718 49.9 1%
  - CLK\_PCIE\_MINICARD# R763 49.9 1%
  - CLK\_PCIE\_MINICARD# R765 49.9 1%
  - CLK\_PCIE\_ICH R769 49.9 1%
  - CLK\_PCIE\_ICH# R770 49.9 1%
  - CLK\_SATA\_ICH# R728 49.900nm
  - CLK\_SATA\_ICH# R728 49.900nm
  - CLK\_PCIE\_PEG R748 49.9 1%
  - CLK\_PCIE\_PEG# R773 49.9 1%

Layout SWAP(Different with F9F)

- PEREQ#1: PCIeX0, PCIeX6
- PEREQ#2: PCIeX1, PCIeX8
- PEREQ#3: PCIeX2, PCIeX4
- PEREQ#4: PCIeX5, PCIeX7

**Latched Input Select**

/	PIN9	PIN5	PIN17	PIN18
0	0	X	27FX	27SS
1	1	0	96MSS_T	96MSS_C
1	1	1	PCIEX0_T	PCIEX0_C


- ITP\_EN/PCICLK\_F0 (PIN8) 0 = SRC Pair, 1 = CPU\_ITP Pair
- SELPCIE0\_LCD#/PCI\_CLK5 (PIN5) 0 = LCD Clock (96MHz), 1 = PCI Express (100MHz) (D)
- PCI\_CLK2/REQ\_SEL (PIN6) 0 = PCICLK(D), 1 = PEREQ#
- SELLCD\_27#/PCICLK\_F1 (PIN9) Variant Names: 0 = 27MHz/SS/27MHz/SS# Pair, 1 = LCD\_CLK Pair (D)

**ASUS** Title: ICS954310  
 ASUSTek COMPUTER INC. Engineer:  
 Size: Custom Project Name: F9J Rev: 2.0  
 Date: 11/11/06, 2007 Sheet: 7 of 83

<< Kennedy\_Zhang >>


RCOMP

For Calibrating FSB IO Buffer



SCOMP

For Slew Rate Compensation on the FSB



Voltage Swing

For Providing a Reference Voltage to The FSB RCOMP Circuit





Table of pin connections for U801A (CALISTOGA Q137) and H\_A#3-311. The table lists pin numbers and names for various signals including H\_D#0-F1, H\_A#0-3, H\_A#4-15, H\_A#16-27, H\_A#28-31, H\_DIN#0-3, H\_DIN#4-7, H\_DIN#8-11, H\_DIN#12-15, H\_DIN#16-19, H\_DIN#20-23, H\_DIN#24-27, H\_DIN#28-31, H\_DSTBN#0-3, H\_DSTBN#4-7, H\_DSTBN#8-11, H\_DSTBN#12-15, H\_DSTBN#16-19, H\_DSTBN#20-23, H\_DSTBN#24-27, H\_DSTBN#28-31, H\_HIT#0-3, H\_HIT#4-7, H\_HIT#8-11, H\_HIT#12-15, H\_HIT#16-19, H\_HIT#20-23, H\_HIT#24-27, H\_HIT#28-31, H\_LOCK#0-3, H\_LOCK#4-7, H\_LOCK#8-11, H\_LOCK#12-15, H\_LOCK#16-19, H\_LOCK#20-23, H\_LOCK#24-27, H\_LOCK#28-31, H\_REQ#0-3, H\_REQ#4-7, H\_REQ#8-11, H\_REQ#12-15, H\_REQ#16-19, H\_REQ#20-23, H\_REQ#24-27, H\_REQ#28-31, H\_RS#0-3, H\_RS#4-7, H\_RS#8-11, H\_RS#12-15, H\_RS#16-19, H\_RS#20-23, H\_RS#24-27, H\_RS#28-31, H\_SLP#0-3, H\_SLP#4-7, H\_SLP#8-11, H\_SLP#12-15, H\_SLP#16-19, H\_SLP#20-23, H\_SLP#24-27, H\_SLP#28-31, H\_TRDY#0-3, H\_TRDY#4-7, H\_TRDY#8-11, H\_TRDY#12-15, H\_TRDY#16-19, H\_TRDY#20-23, H\_TRDY#24-27, H\_TRDY#28-31.


AGTL+ I/O Voltage Reference




ASUS Title: Calistoga-CPU
ASUSTeK COMPUTER INC. Engineer:
Size: Custom Project Name: F9J Rev: 2.0
Date: 11/09/2007 Sheet: 8 of 83

<< Kennedy\_Zhang >>






« Kennedy\_Zhang »




ASUS Logo  
**ASUSTeK COMPUTER INC**  
**ASUS** Title : Calistoga-DDR2  
 Engineer:  
 Size Project Name Rev  
 Custom F9J 2.0  
 Date: 11/11/07 09:2007 Sheet 10 of 83

<< Kennedy\_Zhang >>




<< Kennedy\_Zhang >>




« Kennedy\_Zhang »


**ASUS** Title: Calistoga-POWER  
 ASUSTek COMPUTER INC. Engineer: F9J  
 Size: Custom Date: 11/09/2007 Sheet: 12 of 83  
 Rev: 2.0





**CFG5 : DMI STRAP**  
 LOW = DMI X 2  
 HIGH = DMI X 4 (Default)




**CFG[13:12] : GMCH TEST MODE SELECT**  
 00 = Partial CLK gating disable  
 01 = XOR Mode Enable  
 10 = ALL Z Mode Enable  
**11 = NORMAL OPERATION (Default)**




**CFG7 : CPU STRAP**  
 LOW = RESERVED  
**HIGH = Mobile Yonah CPU (Default)**



**CFG9 : PCIE GRAPHIC LANE**  
 LOW = REVERSE LANE  
**HIGH = NORMAL OPERATION (Default)**




**CFG15 : ICH RESET Disable**  
 LOW = ICH RESET Disabled  
**HIGH = Normal Operation (Default)**




**CFG10 : HOST PLL VCO SELECT**  
 LOW = RESERVED  
**HIGH = MOBILITY (Default)**



**CFG16 : FSB Dynamic ODT**  
 LOW = Dynamic ODT Disabled  
**HIGH = Dynamic ODT Enabled (Default)**




**CFG11 : PSB 4x CLK ENABLE**  
 LOW = 4X ENABLED  
**HIGH = 8X ENABLED (Default)**



**CFG18 : GMCH Core Voltage Level**  
**LOW = 1.05V (Default)**  
 HIGH = 1.5V

CFG[17..3] have internal pullup resistors.  
 CFG[19..18] have internal pulldown resistors.  
 SDVOCRTL\_DATA has internal pulldown resistors.




**CFG19 : DMI LANE REVERSAL**  
**LOW = NORMAL (Default)**  
 HIGH = LANES REVERSED

<Variant Name>

<b>ASUS</b>		<b>Title : Calistoga-Strap</b>	
ASUSTeK COMPUTER INC. <b>Engineer:</b>			
Size	Project Name	Rev	
Custom	<b>F9J</b>	2.0	
Date: 11/11/07	1/06/2007	Sheet	13 of 63




<< Kennedy\_Zhang >>

SMBus Slave Address: 0x10




ASUS  
ASUSTeK COMPUTER INC.  
Project Name: F9J  
Date: 09/09/2007  
Title: DDR2 SO-DIMM\_0  
Engineer:  
Size: Custom  
Rev: 2.0  
Sheet: 14 of 83

<< Kennedy\_Zhang >>



ASUS  
ASUSTeK COMPUTER INC.  
Title: **DDR2 SO-DIMM 1**  
Engineer:  
Size: Custom Project Name: **F9J** Rev: 2.0  
Date: 11/09/2007 Sheet: 15 of 83

<< Kennedy\_Zhang >>



Layout note: Place array cap close to each pullup resistors terminated to +0.9VS

<-Variant Name>

**ASUS** Title :DDR2 TERMINATION

ASUSTek COMPUTER INC. Engineer:


Size	Project Name	Rev
Custom	F9J	2.0
Date: 11/11/07 09:20:07	Sheet	16 of 83

<< Kennedy\_Zhang >>




LCD Backlight Control

LCD Power



Cable Requirement:  
Impedance: 100 ohm +/- 10%  
Length Mismatch <= 10 mils  
Twisted Pair(Not Ribbon)  
Maximum Length <= 16"

R2.0--Item12




R2.0--Item13

Use F3JA's inverter


CCD connector



R1.1--Item2



BIOS  
BACK\_OFF#:When user push "Fn+F7"  
button, BIOS active this pin to  
turn off back light.




<Variant Name>

ASUS		Title : LVDS & INVERTER	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name		Rev
Custom	F9J		2.0
Date: 11/11/2007		Sheet	17 of 89

<< Kennedy\_Zhang >>


R2.0--Item8



R2.0--Item3

R1.1--Item1

TV




« Kennedy\_Zhang »

-Variant Name-		Title : CRT & TV OUT	
ASUSTEK COMPUTERS INC.		Engineer:	
Sra	Project Name	Rev	
C	F9J	2.0	
Doc. No.	1138 2007	EScan	18 of 83








<Variant Name>

**ASUS** Title : ICH7M (3)  
 ASUSTek COMPUTER INC. Engineer:




Size	Project Name	Rev
Custom	F9J	2.0
Date: 11/01/06	Sheet	21 of 83

<< Kennedy\_Zhang >>




ASUS Logo  
ASUSTeK COMPUTER INC. Title: ICH7M (4)  
Engineer: F9J  
Date: 11/06/2007 Sheet: 22 of 83

<< Kennedy\_Zhang >>






PATA CD-ROM CON  
P/N:12G161240501



<Variant Names>

<b>ASUS</b>		<b>Title : HDD &amp; CDROM</b>
ASUSTeK COMPUTER INC.		Engineer:
Size	Project Name	Rev
Custom	<b>F9J</b>	2.0
Date: 11/11/06, 2007	Sheet	29 of 89

<< Kennedy\_Zhang >>




<Variant Name>

<b>ASUS</b>		<b>Title : USB PORTS</b>
ASUSTeK COMPUTER INC		Engineer:
Size	Project Name	Rev
Custom	<b>F9J</b>	2.0
Date: 11/11/2007	Sheet 24 of 23	

<< Kennedy\_Zhang >>








**POWER CONSUMPTION:**  
**+3VS: +3.003V~+3.597V**  
**Max= 750 mA**

**+1.5VS:+1.425V~+1.575V**  
**Max= 375 mA**

**+3VAUX\_GOLAN:+3.003V~+3.597V**  
**Max= 250 mA**


**+3VAUX\_MDC:+3.003V~+3.597V**  
**Max= 300 mA**



**Reserved R to +3VSUS for Wake on RING function!**



**Reserved R to +3VSUS for Wake on WLAN function!**




**Intel SPEC(18780):Internal Pull UP 110Kohm**

<Variant Name>

<b>ASUS</b>		<b>Title : B TO B CONN(M)</b>
ASUSTeK COMPUTER INC		<b>Engineer:</b>
Size	Project Name	Rev
Custom		2.0
Date: 11/01/07 09:2007	<b>F9J</b>	Sheet 26 of 83


<< Kennedy\_Zhang >>

<Variant Name>


		<b>Title : EMPTY</b>
ASUSTeK COMPUTER INC.		<b>Engineer:</b>
Size	Project Name	Rev
Custom	<b>F9F</b>	2.0
Date: 11/11/2007	Sheet 27 of 83	

<< Kennedy\_Zhang >>

<Variant Name>

		<b>Title : EMPTY</b>
ASUSTeK COMPUTER INC.		<b>Engineer:</b>
Size	Project Name	Rev
Custom	<b>F9F</b>	2.0
Date: 11/11/2007		Sheet 29 of 89

<< Kennedy\_Zhang >>



<< Kennedy\_Zhang >>


		Title : EMPTY	
ASUSTek COMPUTER INC. Engineer:			
Size	Project Name	Rev	
Custom	F9J	2.0	
Date: 11/11/2007	Sheet 00 of 03		

<< Kennedy\_Zhang >>

		Title : EMPTY	
ASUSTek COMPUTER INC. Engineer:			
Size	Project Name	Rev	
Custom	F9J	2.0	
Date: 11/11/2007	Drawn: 01	of 03	





<< Kennedy\_Zhang >>

<Variant Name>



		<b>Title : EMPTY</b>
ASUSTeK COMPUTER INC.		<b>Engineer:</b>
Size	Project Name	Rev
Custom	<b>F9J</b>	2.0
Date: 11/11/2007	Sheet	62 of 63

<< Kennedy\_Zhang >>






CPPE# DET L	R3316	1	0402	2	00hm	CPPE# DET R
CLK_REQ_NEWCARD#	RN3302A	1	0805	2	00hm	CLKREQ# R
PCIE_WAKE#	RN3302B	3	0805	4	00hm	WAKE# R
SCL_SS	RN3302C	5	0805	6	00hm	SMB_CLK R
SDA_SS	RN3302D	7	0805	8	00hm	SMB_DATA R




R1.1--Item9



R2.0--Item1


ASUSTeK COMPUTER INC		Title : NEWCARD	
Size	Project Name	Engineer:	Rev
Custom	F9J		2.0
Date: 11/11/09	Sheet	39	of 89

<< Kennedy\_Zhang >>




<< Kennedy\_Zhang >>


EC Hardware Strapping



For Debug





ISA ROM\_TSOP



P/N:12G182402404

For Keyboard




<Variant Name>

<b>ASUS</b>		<b>Title :ISA_ROM&amp;KB conn</b>
ASUSTeK COMPUTER INC.		Engineer:
Size	Project Name	Rev
Custom	<b>F9J</b>	2.0
Date: 11/11/09	10/16/2007	Sheet 35 of 89

<< Kennedy\_Zhang >>









<Variant Name>

		<b>Title : DISCHARGE</b>
ASUSTeK COMPUTER INC.		Engineer:
Size Custom	Project Name <b>F9J</b>	Rev 2.0
Date: 2007-11-09		Sheet 37 of 83





<< Kennedy\_Zhang >>

**For Power Button**



**BT/WLAN SW**

**For Touch-Pad**




<Variant Name>


<b>ASUS</b>		<b>Title : KEY &amp; LED</b>	
ASUSTeK COMPUTER INC.		Engineer:	
Size	Project Name		Rev
Custom	<b>F9J</b>		2.0
Date: 11/11/11	1/1/11	1/1/11	1/1/11

<< Kennedy\_Zhang >>


For PWR LED




For BATTERY LED




For WireLess LED




For BT LED




For SATA/IDE LED



For Num Lock



For Cap. Lock





<Variant Name>


<b>ASUS</b>		<b>Title : LEDs</b>
ASUSTeK COMPUTER INC.		Engineer:
Size	Project Name	Rev
Custom	<b>F9J</b>	2.0
Date: 11/11/07	Sheet	39 of 83

<< Kennedy\_Zhang >>


Escape use difference wire trace







PUN-02005-001-v08 HW.10



Reserve 200 ohm resistor for NV FAE request




PCIE 8X



Add 100uF(3528/B) for layout placement.

Change L4001 to 10nH, referring to PUN-02005-001-v08 HW.15







ASUS logo and project information table:

ASUSTeK COMPUTER INC		Title: G72MV-PCIE (1)	
Size: Custom	Project Name: F0J	Engineer:	Rev: 2.0
Date: 11/11/08 2007	Sheet: 46 of 83		

<< Kennedy\_Zhang >>









ASUS  
ASUSTeK COMPUTER INC.  
Title : G72MV-VRAM (3)  
Engineer:  
Size: Custom Project Name: F9J Rev: 2.0  
Date: 11/09/2007 Sheet: 42 of 83


<< Kennedy\_Zhang >>



<< Kennedy\_Zhang >>




Design Guide Page84: On G72, IFPC\_PLLVDD is internally connected to IFPAB\_PLLVDD. The IFPC\_PLLVDD ball is not connected on the substrate. No connection or filter is required.(V6,W7J:Mount 10Kohm)




MI0BD0----	RAM_CFG0	0001	16M*16	DDR2	64-bit	Samsung
MI0BD1----	RAM_CFG1	0010	16M*16	DDR2	64-bit	Infineon
MI0BD8----	RAM_CFG2	0011	16M*16	DDR2	64-bit	Hynix
MI0BD9----	RAM_CFG3	0101	32M*16	DDR2	64-bit	Samsung
		0110	32M*16	DDR2	64-bit	Infineon
		0111	32M*16	DDR2	64-bit	Hynix
MI0BD9----	RAM_CFG3	0	Full width of the frame buffer			
		1	Half width of the frame buffer			
MI0BD2----	CRYSTAL0	00	13.5MHz			
MI0BD3----	CRYSTAL1	01	34.35MHz			
		10	27MHz (Default)			
		11	RESERVED			
MI0BD4----	PCI_DEVID0	0111	G72MV			
MI0BD5----	PCI_DEVID1	1000	G72M			
MI0BD3----	PCI_DEVID2	10	RESERVED			
MI0BD11----	PCI_DEVID3	11	RESERVED			
MI0BD10----	ROMTYPE0	00	PARALLEL			
MI0B_VSYNC	ROMTYPE1	01	SERIAL_AT25F			
		10	RESERVED			
		11	APC			
MI0BD7----	MOBILE_MODE					

Design Guide Page63: The XTALOUTBUF signal should be pulled down using a 60 Ω resistor if it is not connected to an external device. (Check NV FAE)



Design Guide Page80: IFPCD\_RST should be no stuff.(V6,W7J:no stuff)

Design Guide Page84: Suggest pull low 1K ohm(V6,W7J:10Kohm)





H2	GND1
H3	GND2
H4	GND3
H5	GND4
H6	GND5
H7	GND6
H8	GND7
H9	GND8
H10	GND9
H11	GND10
H12	GND11
H13	GND12
H14	GND13
H15	GND14
H16	GND15
H17	GND16
H18	GND17
H19	GND18
H20	GND19
H21	GND20
H22	GND21
H23	GND22
H24	GND23
H25	GND24
H26	GND25
H27	GND26
H28	GND27
H29	GND28
H30	GND29
H31	GND30
H32	GND31
H33	GND32
H34	GND33
H35	GND34
H36	GND35
H37	GND36
H38	GND37
H39	GND38
H40	GND39
H41	GND40
H42	GND41
H43	GND42
H44	GND43
H45	GND44
H46	GND45
H47	GND46
H48	GND47
H49	GND48
H50	GND49
H51	GND50
H52	GND51
H53	GND52
H54	GND53
H55	GND54
H56	GND55
H57	GND56
H58	GND57
H59	GND58
H60	GND59
H61	GND60
H62	GND61
H63	GND62
H64	GND63
H65	GND64
H66	GND65
H67	GND66
H68	GND67
H69	GND68
H70	GND69
H71	GND70
H72	GND71
H73	GND72
H74	GND73
H75	GND74
H76	GND75
H77	GND76
H78	GND77
H79	GND78
H80	GND79
H81	GND80
H82	GND81
H83	GND82
H84	GND83
H85	GND84
H86	GND85
H87	GND86
H88	GND87
H89	GND88
H90	GND89
H91	GND90
H92	GND91
H93	GND92
H94	GND93
H95	GND94
H96	GND95
H97	GND96
H98	GND97
H99	GND98
H100	GND99

ASUS Logo Title: G72MV-TMDS (5) Engineer: F9J

Size	Project Name	Rev
Custom	F9J	2.0
Date: 11/11/07	Sheet	44 of 83

<< Kennedy\_Zhang >>


OS#\_OC connector to EC U3402(pins) DNI R4700



<Variant Name>

<b>ASUS</b>		<b>Title G72MV-VRAM_TERM</b>	
ASUSTeK COMPUTER INC.		Engineer:	
Size	Project Name		Rev
Custom	<b>F9J</b>		2.0
Date: 11/11/09, 2007		Sheet	45 of 83



<< Kennedy\_Zhang >>



<Variant Name>

		<b>Title : HDD &amp; CDROM</b>
ASUSTeK COMPUTER INC.		Engineer:
Size: Custom	Project Name: <b>F9J</b>	Rev: 2.0
Date: 11/11/07	Sheet: 46	of 63

<< Kennedy\_Zhang >>



ASUS		Title : G72M-Terminator	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	F9J	2.0	
Date: 11/08/2007	Sheet 47 of 63		


<< Kennedy\_Zhang >>

- (1)Change the s-vedio CON(CON182) to 12G14101107K for SMT issue.---Page18.
- (2)R1707 change from 10Kohm to 100Kohm to solve the LCD flash during warm boot.---Page17
- (3)CON361(4 in 1) change to 12G340003800 to solve the factory yield rate issue.---Page36
- (4)Add R2309 and R2310 for IDE select---Page 23
- (5)Add C2512(10UF/10V) for FP power---Page 25
- (6)Change R3904,R3905 and R3908 to 120 ohm, change R3906,R3907,R3909 and R2910 to 150 ohm to control LED current is about 10mA.---Page 39
- (7)Del R3418, R3408,R617 and Q605,and add D3402 and D3403 for the OS#\_OC function.---Page6; Page 34
- (8)Reserved R2038 10K for GPIO10 pull high and R2039 10K for GPIO25 pull high.---Page 20
- (9)Add NPTH H3301 & H3302 for New Card EJECTOR CON for ME request.---Page33
- (10)Modify OS#\_OC schematic: add R617 ; Q605 & reserved R3418.---Page6; Page34.
- (11)Reserved R3808 0 ohm to support ALPS TP.---Page38
- (12)Add J4600;J4601 EMI SPRING for EMI request.---Page46
- (13)Change C2510 from 0.1u to 1uF for FP power.---Page25
- (14)Reserved Change Cap C4600-C4604(0.1uF) for ESD issue of Buttom floating part ---Page46
- (15)Mount voltage protector on D2503 for ESD issue of Finger printer.---Page25
- (16)Mount 10uF capacitor on C534,C538,C533,C535,C536.---Page5
- (17)Mount 600 ohm Bead on L1814,L1815,L1816 and 100P capacitor on C1839 -C1844 for EMI issue of S-terminal.---Page18 (ER double check signal quality).

F9J ER\_1102 (R1.1---->R2.0)

- (1) Update new CARD\_EJECTOR\_2P(CON332 ) footprint(add 2 npth hole) & remove 2 npth hole(H3301;H3302).---Page33
- (2) Change the ODD CON(CON232) from 12G16121050P to 12G161240501 for ME request.(Board lock hole:1.8mm; 3.0H)---Page23
- (3) Change the TV filter circuit. (Follow G72M design guide); this circuit can pass TV signal quality & EMI testing.---Page18
- (4) Change R1816 & R1817 from 0ohm to 33ohm; mount cap 22pf on C1837 & C1838 for VSYNC/HSYNC.---Page18
- (5) R753 & R755 change from 33ohm to 0ohm for CLK\_PCIE\_MINICARD#/CLK\_PCIE\_MINICARD signal quality.---Page7
- (6)CON361 change from 12G340003800 to 12G340003810 to improve the yield rate.---Page36
- (7)Add test point for factory request:  
T1910(+RTCBAT);D1901 PIN2(T1911);+5V\_USB(T2400);BAT\_LL#(T3407);PWRSW#(R3801\_2) (T3800);CHG\_LED\_UP(Q3901\_3) (T3900);PWR\_LED\_UP(Q3904\_3) (T3901).
- (8)For CRT signal quality & EMI issue change the filter components:
  - a.L1811-L1813 change to 0.082uH
  - b.C1831;C1833;C1835 change from 15pF to 22pF.
  - c.C1832;C1834;C1836 change from 22pF to 2pF.
  - d.Add C4705;C4706;C4707 15pF.
- (9)Change the card reader fuse(F3601) from 0.2A/30V to 0.5A/24V.(250mA\_flash card + 77mA \_ core logic)
- (10)R1806,R1807 change to L1806;L1807(120 ohm bead) to improve the noise from CRT port for EMI request.
- (11)C3658/C3655 change from 15pF to 18pF for card reader crystal adjustment.
- (12)CCD polswitch(F1701) change to 07G014050102(RAYCHEM 500mA).
- (13)R1705 change from 100ohm to 390 ohm to meet CMO discharge timming(8ms)(spec >5ms).


<Variant Name>

		<b>Title : History(1)</b>	
ASUSTeK COMPUTER INC		<b>Engineer:</b>	
Size	Project Name		Rev
Custom	<b>F9J</b>		2.0
Date: 11/11/06 2007		Sheet	48 of 83

<< Kennedy\_Zhang >>




<Variant Name>

		<b>Title :</b> History(2)
ASUSTeK COMPUTER INC.		<b>Engineer:</b>
Size	Project Name	Rev
Custom	<b>F9J</b>	2.0
Date: 11/11/2007		Sheet 49 of 89

<< Kennedy\_Zhang >>




FIN	GND	VREF2	FLOAT	V5FILT
COMP	N/A	N/A	Current mode	D-CAP mode
TONSEL (KHz)	380/580	280/430	220/330	180/270
VPB1	Adjustable output	Adjustable output	5V fixed output	5V fixed output
VPB2	Adjustable output	Adjustable output	3V fixed output	3V fixed output
SKIPSEL	Auto-Skip	Auto-Skip(Faults off)	PHM	PHM
EN1, EN2	Switch off	NOT USE	Switch on	Switch on
EN3, EN5	LDO off	NOT USE	LDO on	LDO on(EN3 only)



<b>ASUS</b>		<b>Title : POWER_SYSTEM</b>	
<OrigName>	Project Name	Engineer:	Rev
Size	Custom	<b>F9J</b>	2.0
Date: 08-08-2007	Sheet	51	of 83

<< Kennedy\_Zhang >>




<b>ASUS</b>		<b>Title</b> POWER_ID_1.5VS & 1.05VS	
.<OrigName>		Engineer:	
Size	Project Name	Rev	
Custom	<b>F9J</b>	2.0	
Date: 11/18/2007	Sheet	52	of 63

<< Kennedy\_Zhang >>





+2.5VS



<b>ASUS</b>		<b>Title : POWER_IO_+3VA &amp; +2.5V</b>	
-OrigName:		Engineer:	
Size	Project Name		Rev
Custom	<b>F9J</b>		2.0
Date:	08/08/2007	Sheet	84 of 83

<< Kennedy\_Zhang >>




<b>ASUS</b> Title : POWER_VGA_VCORE	
<OrigName>	Engineer:
DATE	Project Name
Drawn	F9J
DATE: 8/11/07	11/08/2007
Page 45	of 63

<< Kennedy\_Zhang >>








● AC\_IN Threshold 2.048Vmax AD\_DOCK\_IN  
 > 17.44V active  
 Analog Vminmax = @ 0.075V/Rsense(ADin)/[VCLS.VREF]  
 Resense(ADin)=0.022ohm  
 VCLS=2.84V  
 => Ilimax=3.15A  
 => Constant Power = 19 \* 3.15 = 59.82W  
 => RS708=13K,RS714=88K  
 Charge Current Ichg = @ 0.075V/Rsense(CHG)/[VCTL1.5V]  
 Resense(CHG)=0.025ohm  
 VCTL1=3V => Ichg = 2.5A  
 VCTL1=1.58V => Ichg = 1.4A  
 Vbatt = Cal \* 1/Vref - [VCTL1.5V] / 9.52 [ ]  
 VCTL1=1.588V  
 => Vbatt = 4.2V  
 Mode pin : Vmode > 2.8V (tie to LDO pin) => 4 Cells  
 2.0 > Vmode > 1.5V (floating) => 3 Cells  
 0.5 > Vmode (tie to GND) => Learning mode  
 VCTL1=0.6V or DCIN + TV ->Charger Disable  
 Precharge current=150mA


<< Kennedy\_Zhang >>

<b>ASUS</b>		<b>Title : POWER CHARGER</b>	
Engineer:			
<OrigName>	Project Name	Rev	
Custom	P9J	2.0	
Date: 11/15/2017	Sheet: 97	of 98	


		<b>Title :</b> POWER_PIC	
<OrigName>		<b>Engineer:</b>	
Size	Project Name	Rev	
Custom	<b>F9J</b>	2.0	
Date:	11/08/2007	Sheet	58 of 83

<< Kennedy\_Zhang >>


BATTERY IN DETECT



ADAPTER IN DETECT




+5VLCM, +5VCHG & +2.5VREF




<b>ASUS</b>		<b>Title : POWER_DETECT</b>	
<OrigName>		Engineer:	
Size	Project Name	Rev	
Custom	<b>F9J</b>	2.0	
Date: 11/08/2007	Sheet 59 of 63		

<< Kennedy\_Zhang >>



**POWER GOOD DETECTOR**




- TPC28T PT6003 VRM\_PWRGD
- TPC28T PT6004 DDR\_PWRGD
- TPC28T PT6005 3V\_5V\_PWRGD
- TPC28T PT6006 1.05V\_1.5V\_PWRGD
- TPC28T PT6009 PWR\_OK\_VGA


<b>ASUS</b>		<b>Title : POWER_PROTECT</b>	
Size Custom		Project Name <b>F9J</b>	
Date: 08/08/2007		Sheet 60 of 63	

<< Kennedy\_Zhang >>





FOR POWER TEST



<b>ASUS</b>		<b>Title : POWER_SIGNAL</b>	
-<OrgName>		Engineer: <OrgAddit>	
Size	Project Name		Rev
Custom	<b>F9J</b>		2.0
Date: 11/08/2007		Sheet 63	of 63

<< Kennedy\_Zhang >>

